Intel

It seems that starting from Skylake Intel has implemented non-inclusive LLC in server-grade Xeon processors. Detail information is here. In this case, the L2 is inclusive of L1, but L3 is non-inclusive. Potentially, from Willow Cove even L2 cache might not be inclusive.

AMD

They have been doing inclusive L2 and non-inclusive L3 since the dawn of time.